

B: Amendments to The Claims:

What	is	claimed	is	:
		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		

4	1	/~ 77 71	
1	1.	(Cancelled)	١

1	Claim 2. (Amended) An apparatus comprising:
2	a processor handling an I/O request in an I/O operation;
3	main storage controlled by the processor for storing data;
4	one or more I/O devices for sending data to or receiving data from said main
5	storage;
6	a vector mechanism operable to register I/O requests by said devices to send or
7	receive data from said main storage;
8	a dispatcher operable to poll said vector mechanism to determine if there is an
9	outstanding I/O request; and
10	an override bit having a first condition when an immediate interrupt is to be sent to
11	said processor for handling an I/O request from said I/O device(s), and a second condition
12	when said dispatcher is to poll said vector mechanism to determine if there is an
13	outstanding I/O request, said override bit being set to its first condition or reset to its
14	second condition by said processor, and
15	further comprising a Target Delay Interval (TDI) register containing a TDI value for
16	determining when the vector mechanism should not be polled by said dispatcher and an
17	interrupt given to said processor, and wherein said override bit, when in its first
18	condition, overrides said TDI value and drives an immediate interrupt to said processor.
1	Claim 3. (Amended) The apparatus of claim-1 2 wherein said main storage is
2	divided into multiple partitions, with each partition having a vector mechanism operable
3 4	to register I/O requests by said devices to send or receive data from that partition of main
5	storage, each partition having an associated override bit for that partition, and said
6	processor is a hypervisor for setting the override bit for that partition when said hypervisor

7



is to handle an immediate interrupt rather than polling by said dispatcher for that partition.

1 2 3 4	Claim 4. (Original). The apparatus of claim 3 further comprising one or more central processing units (CPUs) assignable by said hypervisor to one or more of said partitions, said hypervisor further setting the override bit of one partition when that partition does not have a CPU assigned to it.
1	Claim 5. (Cancelled)
1	Claim 6. (Cancelled)
1	Claim 7. (Cancelled)
1	Claim 8. (Cancelled) Claim 9. (Cancelled)
1	Claim 10. (Cancelled) Claim 11. (Cancelled) Claim 12. (Cancelled)
1 2 3	Claim 13. (Cancelled)
4 5 6 7 8 9	Claim 14. (Amended) A method for controlling the transfer of data in a data processing system having a processor handling an I/O request in an I/O operation, main storage controlled by the processor for storing data, and one or more I/O devices for sending data to or receiving data from said main storage, said method comprising:  registering in a vector mechanism, I/O requests by said devices to send or receive data from said main storage;



11	polling with a dispatcher, said vector mechanism to determine if there is an
12	outstanding I/O request; and
13 14 15	sending an immediate interrupt to said processor when an override bit has a first
	condition for handling an I/O request from said I/O device(s), or polling with said
16	dispatcher, said vector mechanism to determine if there is an outstanding I/O request when
17	said overide bit is in a second condition, and
18	wherein said data processing further includes a Target Delay Interval (TDI) register
19	containing a TDI value for determining when the vector mechanism should not be polled
1	by said dispatcher and an interrupt given to said processor, said method further comprising
1 2	overriding said TDI value and driving an immediate interrupt to said processor when said
3	override bit is in its first condition.
4	
5	Claim 15. (Currently Amended) The method of claim 13 14 wherein said
6	main storage is divided into multiple partitions, with each partition having a vector
7 8	mechanism operable to register I/O requests by said devices to send or receive data from
O	that partition of main storage, each partition having an associated override bit for that
1	partition, and said processor is a hypervisor, said method further comprising setting by
2	said hypervisor the override bit for that partition when said hypervisor is to handle an
3	immediate interrupt rather than polling by said dispatcher for that partition.
4	
5 6	Claim 16. (Original) The method of claim 15 wherein said data processing
O	system further includes one or more central processing units (CPUs) assignable by said
1	hypervisor to one or more of said partitions, said method further comprising setting by
	said hypervisor, the override bit of one partition when that partition does not have a CPU
1	assigned to it.
1	
1	Claim 17. (Cancelled)
1	Claim 18. (Cancelled)
2	

-4-



3	Claim 19. (Cancelled)
4	
5 6 7	Claim 20. (Amended) A program product for controlling the transfer of data in a
	data processing system having a processor handling an I/O request in an I/O operation,
8	main storage controlled by the processor for storing data, and one or more I/O devices for
9	sending data to or receiving data from said main storage, said program product
10	comprising:
11	a computer readable medium having recorded thereon computer readable program
12	code means for performing the method comprising:
13 14	registering in a vector mechanism, I/O requests by said devices to send or receive
15	data from said main storage;
16	polling with a dispatcher, said vector mechanism to determine if there is an
17	outstanding I/O request; and
18	sending an immediate interrupt to said processor when an override bit has a first
19	condition for handling an I/O request from said I/O device(s), or polling with said
20 21	dispatcher, said vector mechanism to determine if there is an outstanding I/O request when
<b>Z</b> I	said overide bit is in a second condition, and
1	wherein said data processing further includes a Target Delay Interval (TDI) register
2	containing a TDI value for determining when the vector mechanism should not be polled
3	by said dispatcher and an interrupt given to said processor, said method further comprising
4 5 6	overriding said TDI value and driving an immediate interrupt to said processor when said
	override bit is in its first condition.
7	
	Claim 21. (Currently Amended) The program product of claim $\frac{19}{20}$ wherein
	said main storage is divided into multiple partitions, with each partition having a vector
	mechanism operable to register I/O requests by said devices to send or receive data from
1 2 3	that partition of main storage, each partition having an associated override bit for that
	partition, and said processor is a hypervisor, said method further comprising setting by
4	said hypervisor the override bit for that partition when said hypervisor is to handle an

immediate interrupt rather than polling by said dispatcher for that partition.

5



Claim 22. (Original) The program product of claim 21 wherein said data processing system further includes one or more central processing units (CPUs) assignable by said hypervisor to one or more of said partitions, said method further comprising setting by said hypervisor, the override bit of one partition when that partition does not have a CPU assigned to it.

Claim 23. (Cancelled)